home *** CD-ROM | disk | FTP | other *** search
/ Hackers Magazine 57 / CdHackersMagazineNr57.iso / Software / Programming / RJTextEd.exe / {userappdata} / RJ TextEd / Syntax / VHDL.syx < prev    next >
Encoding:
Text File  |  2008-04-02  |  2.4 KB  |  50 lines
  1. ;{}
  2.  
  3. [Options]
  4. LineCommentA=--
  5. String="
  6. Symbols=()[]{} ,;:.'=+-/*^#<>
  7. Numbers=0123456789
  8.  
  9. [Keywords]
  10. Keywords=access|after|alias|all|architecture|array|assert|attribute|begin|block|body|buffer|bus|case|component|configuration|constant|disconnect|downto|else|elsif|end|entity|exit|file|for|function|generate|generic|group|guarded|if|impure|in|inertial|inout|is|label|library|linkage|literal|loop|map|new|next|null|of|on|open|others|out|package|port|postponed|procedure|process|pure|range|record|register|reject|report|return|select|severity|shared|signal|subtype|then|to|transport|type|unaffected|units|until|use|variable|wait|when|while|with
  11. Operators=abs|and|mod|nand|nor|not|or|rem|rol|ror|sla|sll|sra|srl|xnor|xor
  12. Attributes=left|right|low|high|ascending|image|value|pos|val|s|cc|pred|leftof|rightof|base|range|reverse_range|length|delayed|stable|quiet|transaction|event|active|last_event|last_active|last_value|driving|driving_value|simple_name|path_name|instance_name
  13. Libraries=std|ieee|work|standard|textio|std_logic_1164|std_logic_arith|std_logic_misc|std_logic_signed|std_logic_textio|std_logic_unsigned|numeric_bit|numeric_std|math_complex|math_real|vital_primitives|vital_timing
  14. Standard Functions=now|readline|read|writeline|write|endfile|resolved|to_bit|to_bitvector|to_stdulogic|to_stdlogicvector|to_stdulogicvector|to_x01|to_x01z|to_UX01|rising_edge|falling_edge|is_x|shift_left|shift_right|rotate_left|rotate_right|resize|to_integer|to_unsigned|to_signed|std_match|to_01
  15. Standard Types=boolean|bit|character|severity_level|integer|real|time|delay_length|natural|positive|string|bit_vector|file_open_kind|file_open_status|line|text|side|width|std_ulogic|std_ulogic_vector|std_logic|std_logic_vector|X01|X01Z|UX01|UX01Z|unsigned|signed
  16. Others=false|true|note|warning|error|failure|fs|ps|ns|us|ms|sec|min|hr|read_mode|write_mode|append_mode|open_ok|status_error|name_error|mode_error|nul|soh|stx|etx|eot|enq|ack|bel|bs|ht|lf|vt|ff|cr|so|si|dle|dc1|dc2|dc3|dc4|nak|syn|etb|can|em|sub|esc|fsp|gsp|rsp|usp
  17.  
  18. [Fold]
  19. 1_Id=(
  20. 1_Begin=
  21. 1_End=)
  22. 1_Section=
  23. 1_NoParentOfId=0
  24. 1_ListItem=
  25. 2_Id=process
  26. 2_Begin=
  27. 2_End=end process
  28. 2_Section=
  29. 2_NoParentOfId=0
  30. 2_ListItem=
  31. 3_Id=component
  32. 3_Begin=
  33. 3_End=end component
  34. 3_Section=
  35. 3_NoParentOfId=0
  36. 3_ListItem=
  37. 4_Id=entity
  38. 4_Begin=
  39. 4_End=end entity
  40. 4_Section=
  41. 4_NoParentOfId=0
  42. 4_ListItem=
  43. 5_Id=architecture
  44. 5_Begin=
  45. 5_End=end architecture
  46. 5_Section=
  47. 5_NoParentOfId=0
  48. 5_ListItem=
  49.  
  50.